資訊推薦

• 9. 【題組】(a) Draw and describe the structure of a planar npn bipolar transistor. (6%)
• 【題組】(b) Describe the flow of charge carriers when an npr bipolar junction transistorduring the norma
• 【題組】(b). Determine the range of K, so that there is only one unstable pole in the system. (4%)
• 【題組】(c). Determine all the root locus crossing points on the imaginary axis. (4%)
• 【題組】(d). Determine the departure angle of its root locus at the complex poles. (4%)
• 【題組】(e). If Gc(s) = K/(s + a), and a pair of the system poles are located at -1 ±1.5j,please determi
• 3. 設 ，試求 的值為_______ 。
• 12.布林代數式，d 代表隨意項（don’t care），求此最簡積項和（SOP）之布林代數式為何？(A) (B) (C) (D)
• 4. Consider a negative feedback control system with loop transfer function GH(s) =2(T2s +1)/s2(Tis +
• 12.「真主讓我得以與天齊高，高到我沒有辦法測量自己的身高，但我的聲音能夠傳到世界各地人們的耳中。一開始要求真主賜給我身高時，我曾承諾要獻給祂一百次的拉卡特納弗，所以我便以這樣的方式還願。」根據上文，
• 5. 推導相對濕度與百分濕度之關係式，並說明不同條件下之兩者大小比較 (需標註符號名稱)(5％)
• 2.[20%] Explain the following terms.【題組】(a) (4%) Amdahl's law
• 【題組】(b) (4%) Data hazard
• 【題組】(c) (4%) Exceptions
• 【題組】(d) (4%) Flush
• 【題組】(e) (4%) Spatial locality
• 3.[20%] Give answers to the following questions.【題組】(a) (4%) Given a single precision IEEE 754 bit s
• 【題組】(b) (8%) Draw the flow chart of floating-point addition. Also explain how the floating-pointaddi
• 【題組】(c) (8%) Design a hardware unit that can perform floating-point addition. Please draw the blockd
• 4.[20%] The following questions are for the five-pipeline-stage MIPS processor design.【題組】(a) (5%) W
• 【題組】(b) (9%) Draw the data path of the five-pipeline-stage MIPS processor
• 【題組】(@) (6%) For the lw instruction, which control signals are needed and how are these control sign
• 5. [20%] Cache memory【題組】(a) (4%) What are direct-mapped cache, set-associative cache and fully asso
• 【題組】(b) (6%) Draw the architecture of a four-way set-associative cache that contains totally 16 bloc
• 【題組】(c)(6%) Draw the flow chart of the cache architecture you drew in (b) and explain how the cachew